Trade Discount 20%
HIPERFACE DSL Master IP-Core | Rapid Digital Protocol | VHDL Programming | Compatible with Multiple Servo Drives | by SICK
The HIPERFACE DSL Master IP-Core is designed for advanced servo controller development, featuring a rapid digital protocol for motor feedback systems and compatibility with various servo drives and encoders. Built for engineers with expertise in FPGA programming, this IP-Core supports SPI and EMIFA interfaces, making it ideal for efficient motor control and integration in FPGA-based systems.
Please sign in so that we can notify you about a reply
Sign in
Please login to continue to your account.
Technical Specifications
- IP-Core Version: 1.07
- Supported products: HIPERFACE DSL EDS/EDM35, EKS/EKM36, EES/EEM37, EFS/EFM50, ETL70, sCon
- Programming language: VHDL
- Interface: SPI, EMIFA, or customer-specific
- Required FPGA resources: XILINX ±2,400 registers (±2,800 for safety), Altera ±3,700 logic elements (±4,700 for safety), Lattice ±3,900 logic elements (±4,500 for safety), Efinix ±5,000 logic elements (±5,900 for safety), Gowin ±3,400 logic elements (±3,800 for safety)
- Supported development environments: XILINX Vivado, ALTERA Quartus, Lattice Diamond, Efinity, GOWIN FPGA Designer
- Dimensions (H x L x W): 10mm x 50mm x 50mm
- Weight: 0.1 kg
Key Features
- Rapid digital protocol for motor feedback systems
- Compatible with multiple servo drives and motor feedback encoders
- Supports SPI, EMIFA, or customer-specific interfaces
- Available in VHDL programming language
- Supports major FPGA development environments including XILINX Vivado, ALTERA Quartus, Lattice Diamond, Efinity, and GOWIN FPGA Designer
- Requires moderate FPGA resources depending on the platform
Professional Installation Requirements
- Integration and implementation require professional knowledge in FPGA programming and servo controller design. Recommended to be performed by qualified engineers familiar with HIPERFACE DSL protocol.
Applications
- Implementation in servo controllers for motor feedback systems
- Integration with HIPERFACE DSL motor feedback encoders
- Use in FPGA-based servo drive systems
Standards & Compliance
- Complies with AS/NZS 4801 – Occupational Health & Safety Management Systems
Environmental Benefits
- Enables efficient motor control reducing energy consumption
- Supports digital communication reducing wiring complexity and material use
Warranty Information
Standard manufacturer warranty applies. Please refer to SICK's warranty policy for details.
Available Now
The HIPERFACE DSL Master IP-Core by SICK is available for immediate purchase, ideal for advanced servo controller development and motor feedback system integration.
